Reversible circuits play an important role in quantum computing. This paper studies the realization problem of reversible circuits. For any n-bit reversible function, we present a constructive synthesis algorithm. Given any n-bit reversible function, there are N distinct input patterns different from their corresponding outputs, where N ≤ 2 n , and the other (2 n − N) input patterns will be the same as their outputs. We show that this circuit can be synthesized by at most 2n · N '(n − 1)'-CNOT gates and 4n 2 · N NOT gates. The time and space complexities of the algorithm are Ω(n · 4 n ) and Ω(n · 2 n ), respectively. The computational complexity of our synthesis algorithm is exponentially lower than that of breadth-first search based synthesis algorithms.
Introduction
Reversible computing provides a way to improve the energy efficiency beyond the von Neumann-Landauer limit [1, 2] . It has been shown that any computing system of irreversible logic gates leads inevitably to energy dissipation [2] [3] [4] . To avoid power dissipation, circuits must be constructed [3, 4] from reversible gates. Reversible circuit plays an important role in quantum computing [5, 6] . There is a lot of research [7, 8, 4, 6, [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] on the construction of reversible logic gates.
A fundamental question on reversible logic is what kind of reversible circuits can be implemented, given a library of reversible logic gates. In this paper, we show that any reversible logic function with n (n > 2) bits can be constructed by NOT and '(n−1)'-CNOT gates. We also investigate the realization problem of 3-bit reversible circuits specifically. Using group theory, we present two sets of new 3-bit reversible logic gates. We show that any 3-bit reversible logic circuit is realizable by cascading NOT and Feynman gates, and at most one instance of the proposed gates. We present a novel, concise and constructive proof based on group theory. Our synthesis algorithm is based on a constructive proof, where the numbers of '(n − 1)'-CNOT and NOT gates required in the realization are bounded by 2n · N and 4n 2 · N, respectively, where N is the number of distinct input patterns that are different from their corresponding output patterns. Our provable synthesis algorithm outperforms search based approaches. The time complexity of our algorithm is Ω(n · 4 n ). In contrast, a search based synthesis algorithm may have a worst case time complexity of (2 n )!.
The rest of the paper is organized as follows. In Section 2, we present definitions of reversibility, permutation, and some elementary reversible logic gates. Then, in Section 3, we proceed to prove a few lemmas for n-bit reversible gates and subsequently prove that every reversible function can be synthesized within our upper bounded number of gates. To showcase the practicality of our proof, we rephrase the proof as a synthesis algorithm in Section 4 and present some synthesis examples. We analyze the complexity of our algorithm in Section 5. Our conclusion is given in Section 6. 
Preliminaries
In this section, we introduce some basic concepts and results on permutation group theory from [19] and binary reversible logic from [20] [21] [22] .
Definition 1 (Binary Reversible Gate).
Let B = {0, 1}. Given any binary logic circuit f with n inputs and outputs, we can denote it as a binary multiple-output function f : B n → B n . Let ⟨B 1 , . . . , B n ⟩ ∈ B n and ⟨P 1 , . . . , P n ⟩ ∈ B n be the input and output vectors, where B 1 , . . . , B n are input variables and P 1 , . . . , P n are output variables. There are 2 n different assignments for the input vectors. A binary logic circuit f is reversible if it is a one-to-one and onto function (bijection). A binary reversible logic circuit with n inputs and n outputs is also called an n-bit binary reversible gate. There are (2 n )! different n-bit binary reversible circuits.
We introduce a permutation group [23, 21, 19] and its relationship with reversible circuits.
A mapping s : M → M can be written as:
Here we use a product of disjoint cycles as an alternative notation for a mapping [19] . For example,
can be written as
Denote ''( )'' as the identity mapping (i.e., direct wiring) and call this the unity element in a permutation group. The inverse mapping of mapping f is denoted as f −1 . Per convention, a product f * g of two permutations applies mapping f before g. An n-bit reversible circuit is a permutation in S 2 n , and vice versa. Cascading two gates is equivalent to multiplying two permutations in S 2 n . Thus, in what follows, we will not distinguish an n-bit reversible circuit from a permutation in S 2 n .
Definition 2 (NOT Gate).
A NOT gate N j connects an inverter to the jth wire, i.e.:
An example NOT gate is shown in Fig. 1 .
. A 'n − 1'-Controlled-NOT (CNOT) gate C j is defined as follows:
A 1-CNOT gate is also called a Feynman gate. A 2-CNOT gate is also called a Toffoli gate. A 'n−1'-CNOT gate is a generalized Toffoli gate where n inputs control the output of another input. An example 4-CNOT gate is shown in Fig. 2 .
For Feyman gates, we also use Fe i,j to denote the gate:
On 3-bit circuits, the gate can be represented as the following permutation: Fe 1,2 = (3, 4) (7, 8 
'n'-bit theoretical results
In this section, we show the process to constructively synthesize any 'n'-bit reversible circuit by NOT and 'n − 1'-CNOT gates without ancilla bits. It will be used in our synthesis algorithm in Section 4.
Lemma 1. All permutations can be generated by some '2'-cycles.
Proof. Any permutation can be written as a product of some disjoint cycles. So we only need to show that every cycle
can be expressed as a product of some 2-cycles.
Recursively using this equation, Lemma 1 holds.
Definition 5 (Neighboring '2'-Cycle).
Given two integers u, s ∈ 1, . . . , 2 n , both u and s can be encoded using n bits (binary representation). If the n-bit encodings for u and s are the same except for only one bit, we call the permutation (u, s) a neighboring '2'-cycle. This is because their binary representations differ in one bit only. 
Lemma 2. Given two integers u and s, and in their binary representations:
Proof. We need to show that R.H.S. will turn the number u into s, and the number s into u, and it will not change any other numbers.
After using the first set of NOT Suppose we are given a number t, where t ̸ = u and t ̸ = s, there exists a bit (the kth bit) in the binary representation of t that is different from the corresponding bit in the binary representation of u and s, such that k ̸ = j. After using the first set of NOT gates N i 1 , . . . , N i l , the number t becomes t ′ . But the kth bit in the binary representation of t ′ is still zero. Then after the action of gate C j , the number t ′ is still t ′ (unchanged). This is because the kth bit is zero, which disables the controlled-NOT operation. Hence, after the second set of NOT gates N i 1 , . . . , N i l , t ′ becomes t again. Therefore, the R.H.S. will only exchange the numbers u and s, and nothing else. 
Lemma 3. If two n-dimension vectors u, s have k bits different, then there is an ordered set
M = {d 1 , d 2 , . . . , d k+1 } such that d 1 = u, d k+1 = s and for any i, 1 ≤ i < k + 1,(u, s) = (d 1 , d 2 )(d 2 , d 3 ) . . . (d k , d k+1 )(d k , d k−1 ) . . . (d 2 , d 1 ).
Remark 1.
In order to make the number of NOT gates as small as possible, we give two rules for constructing the ordered set M. Table 1 The ordered set M of u and s encoded using the Gray-code trick from page 191 of [5] .
• If the number of 1s in the vector u is more than that in s,
• In the different bits between u and s, change the zero bit to one first, then change one bit to zero bit. Table 1 .
Remark 2.
There is commutativity in the product of NOT gates, and we can remove adjacent pairs of identical NOT gates. 
then the number of NOT gates is no more than
Proof. Using the two rules in Remark 1 and the property of NOT gate in Remark 2, we can calculate the number of the needed NOT gates, no more than When we optimally decompose any permutation p in S m to a product of some neighboring '2'-cycles, let function N(p) be the minimal number of neighboring '2'-cycles. 
will not be in this decomposition. We can prove by contradiction. Assume  (d 2i−1 , a) is in the optimal decomposition:
the number r of different bits between d 2i and a is less than n. According to Eq. (5)
will not be in this decomposition. So, the product p of all these '2'-cycles with maximal n different bits makes N(p) to be (2n − 1) · 2 n .
Using Eq. (4) of Lemma 2, the number of 'n − 1'-CNOT gates is no more than (2n
Let the number of NOT gates be Y , C (i; j) be the binomial coefficient [25] . Using Lemma 4 and properties of binomial coefficient, when n = 2k − 1, k ≥ 2, n is an odd number, when n = 2k, k ≥ 2, n is an even number,
Remark 3. The upper bound for NOT gates can be reduced by further removing adjacent pairs of identical NOT gates. This is illustrated by the example in the next section.
Remark 4.
The product of all '2'-cycles with maximal n different bits indeed is the product of all n different NOT gates. Thus the approach of directly using Eq. (3) and Lemma 3 has some defects. We should consider the NOT gate before using Eq. (3).
The idea of considering the NOT gate before using Eq. (3) n−1 , we apply a NOT gate to this bit. After processing with all bits, we count the changed vectors. If the number of the changed vectors is less than that of the original circuit, we decompose the reversible circuit with the inserted NOT gates using Eq. (3) and Lemma 3. Otherwise, we decompose the original reversible circuit. The decomposition algorithm and examples are given in the next section.
Algorithm and synthesis example
Based on the above analysis, we present the following constructive algorithm for synthesizing any given binary reversible circuit f without using ancilla bits.
Algorithm:
Step 1. Check the truth table of f to determine before using Eq. (3) and Lemma 3, whether we need NOT gates or not.
Step 2. After Step 1, write the reversible circuit as a product of cycles. For every cycle 
Recursively repeat this process, we can decompose the reversible circuit to '2'-cycles.
Step 3. Decompose every '2'-cycle by NOT and 'n − 1'-CNOT gates using Lemma 3, two rules in Remark 1, Lemma 2, and removing adjacent pairs of identical NOT gates as much as possible. Example 1. Given a binary reversible circuit f which has a truth table shown in Table 2 .
From the truth table, f = (a 1 , a 3 , a 4 , a 16 )(a 2 , a 6 , a 14 ) .
Step 1. The total changed vectors is 7, less than 2 4−1 = 8, thus, we deal with the input reversible circuit f without pre-cascading NOT gates.
Step 2. Decompose each cycle into the product of 2-cycles using Eq. (6). a 2 , a 6 , a 14 ) = (a 6 , a 14 )(a 6 , a 2 ) Fig. 3 . Decomposed circuit for f . Step 3. Using Eqs. (4) and (5), we have:
The synthesis process is finished, and f is decomposed into the product of 12 NOT gates and 7 'n − 1'-CNOT gates, shown in Fig. 3 .
Example 2. Given a binary reversible circuit g which has a truth table shown in Table 3 .
Step 1. Only the output P 1 has over 2 The remaining steps. g * N 1 = f , so the rest of the steps is the same as Example 1, and g = f * N 1 .
Remark 5. From these two examples, especially the second example, the numbers of NOT gates and 'n − 1'-CNOT gates are much less than the upper bound that we gave in Theorem 1. The optimal upper bound of our algorithm is still our future research.
Complexity analysis
In this section, we analyze the computation complexity of our algorithm. Compared with breadth-first search based synthesis algorithm, the computation complexity of our algorithm is exponentially lower.
Theorem 3.
The time complexity of our synthesis algorithm is Ω(n · 4 n ).
Proof. The time complexity of Step 1 is n · 2 n , since we need to check the whole values in truth table. In Step 2, to get Eq. (6), in the worst case (k = 2 n ), we need n · 2 n computations. And we need recursively use Eq. (6) k − 1 times, so the time complexity of Step 2 is n · (2 n ) 2 /2 = n · 4 n /2. In Step 3, there are 2 n − 1 '2'-cycles in the worst case. According to Lemmas 2 and 3, to decompose every '2'-cycle to NOT and 'n − 1'-CNOT gates, we need 2n · 2n = 4n 2 . Removing NOT gates needs to check all these 2n · 2 n NOT gates. So the time complexity of Step 3 is 4n
n . Therefore, the total time complexity of the synthesis algorithm is:
Remark 6. Our method is a constructive algorithm, since for each step, we are simply transforming the formula to obtain the synthesized gates. We do not need to search other reversible circuits that do not appear in our result. The computational complexity of our synthesis algorithm is exponentially lower than the complexity of breadth-first search based synthesis algorithm, which needs to explore a number of different reversible gates in each step and only a subset of them are used in the result. The space complexity of any breadth-first search based synthesis algorithm for n bits reversible circuit is more than (2 n )!, since in the worst case, it needs to remember all (2 n )! reversible circuits. This is impossible even when n = 4 because (2 4 )! ≈ 2.0 × 10 13 . The time complexity is also greater than (2 n )!, because in the worst case, it needs to compute all reversible circuits. In fact, it also has to do a lot of equality comparisons to determine whether the calculated circuit is the given circuit or not, so the time complexity of any breadth-first search based synthesis algorithm is much more than (2 n )!. Proof. The space complexity of Step 1 is 2n · 2 n , since we need to store the input assignments and output assignments in truth table for computing the number of different values between the input and the output. After we finish Step 1, we do not have to store the input assignment. In Step 2, we need to store all '2'-cycles, and we need n 2 space units to compute r j which can be ignored by comparing with the exponential number of the needed space. So, the space complexity of Step 2 is n · 2 n . In Step 3, we need to store all NOT gates and 'n − 1'-CNOT gates. According to Theorem 2, the space complexity of Step 3 is 4n · 2 n . Thus, the space complexity of our synthesis algorithm is 6n · 2 n .
In the worst case, breadth-first search based synthesis algorithm needs to store all (2 n )!. So, the space complexity of our synthesis algorithm is still exponentially lower than that of breadth-first search based synthesis algorithm.
Conclusion
In this paper, we investigated the realization of reversible circuits. We presented a constructive algorithm for synthesizing n-bit reversible circuits by NOT and 'n − 1'-CNOT gates and gave two synthesis examples based on this algorithm, which showed that even by hand, synthesizing any '4'-bit reversible circuit is not difficult. The computational complexity of our synthesis algorithm is exponentially lower than that of breadth-first search based synthesis algorithms.
